

# FISH & RICHARDSON P.C.

4350 La Jolla Village Drive Suite 500 San Diego, California 92122

Telephone

Facsimile 858 678-509

Web Site www.fr.com



W.K. Richardson 1859-1951

Attorney Docket No.: 10559/188001/P8091

## **Box Patent Application**

June 7, 2000

Commissioner for Patents Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: BRADLEY C. ALDRICH AND JOSE FRIDMAN

Title: ADAPTIVE EARLY EXIT TECHNIQUES IN IMAGE

CORRELATION

Enclosed are the following papers, including those required to receive a filing date under 37 CFR 1.53(b):

	Page:
Specification	18
Claims	5
Abstract	1
Declaration	3
Drawing(s)	5

#### **Enclosures:**

- Assignment cover sheet and an assignment, 3 pages, and a separate \$40 fee.
- Postcard.

There are 22 total claims, 4 of which are independent.

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No <u>EL558600801US</u>

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

June 7, 2000 Date of Deposit

Signature

Derek W Norwood

Typed or Printed Name of Person Signing Certificate

BOSTON DALLAS DELAWARE NEW YORK SAN DIEGO SILICON VALLEY TWIN CITIES WASHINGTON, DC 

### FISH & RICHARDSON P.C.

Commissioner for Patents June 7, 2000 Page 2

Basic filing fee	\$690
Total claims in excess of 20 times \$18	\$36
Independent claims in excess of 3 times \$78	\$78
Fee for multiple dependent claims	\$0
Total filing fee:	\$804

A check for the filing fee is enclosed. Please apply any other required fees or any credits to deposit account 06-1050, referencing the attorney docket number shown above.

If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS

Fish & Richardson P.C. Customer Number: 20985

4350 La Jolla Village Drive, Suite 500

San Diego, CA 92122

Respectfully submitted,

Scott C. Harris Reg. No. 32,030

Enclosures SCH/rpi 10037688.doc

# **APPLICATION**

# **FOR**

# UNITED STATES LETTERS PATENT

TITLE:

ADAPTIVE EARLY EXIT TECHNIQUES IN IMAGE

**CORRELATION** 

APPLICANT:

BRADLEY C. ALDRICH AND JOSE FRIDMAN

#### CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL558600801US

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Signature

Derek W. Norwood

Typed or Printed Name of Person Signing Certificate

#### ADAPTIVE EARLY EXIT TECHNIQUES IN IMAGE CORRELATION

#### BACKGROUND

Image compression techniques can reduce the amount of data to be transmitted in video applications. This is often done by determining parts of the image that have stayed the same. The "motion estimation" technique is used in various video coding methods.

Motion estimation is an attempt to find the best match between a source block belonging to some frame N and a search area. The search area can be in the same frame N, or can be in a search area in a temporally displaced frame N-k.

These techniques may be computationally intensive.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects will now be described in detail with reference to the accompanying drawings, wherein:

Figure 1 shows a source block and search block being compared against one another;

Figure 2 shows a basic accumulation unit for measuring distortion;

Figure 3a and 3b shows different partitioning of the calculations among multiple SAD units;

Figure 4 shows a tradeoff between early exit strategy calculations and an actual total calculation;

Figure 5a shows a flowchart of calculating distortion in a specific device;

Figure 5b shows a flowchart of the early exit strategy;

Figure 6a shows an early exit using an early exit flag;

Figure 6b shows early exit using a hardware status register;

Figure 7 shows a flowchart of operation of the adaptive early exit strategy.

#### DETAILED DESCRIPTION

Motion estimation is often carried out by calculating a sum of absolute differences or "SAD". Motion estimation can be used in many different applications, including, but not limited to cellular telephones that use video, video cameras, video accelerators, and other such devices.

These devices can produce video signals as outputs. The SAD is a calculation often used to identify the lowest distortion between a source block and a number of blocks in

a search region search block. Hence the best match between these blocks. One way of expressing this is

$$SAD = \sum_{i=0}^{N-1} \sum_{j=0}^{n-1} |a(i,j)-b(i,j)|, N = 2,4,8,16,32,64.$$

Conceptually what this means is that a first frame or source block (N) is divided into component parts of MxN source blocks 100. These are compared to a second frame (N-K) 102. The frames can be temporally displaced, in which case k≠0. Each N-K frame 102 is an M+2m<sub>1</sub> x N+2n<sub>1</sub> area. The source block 100 is shown in the center of the area in Fig. 1. The parts of the images that match can be detected by correlating each part of each image frame against other image frame using the distortion measurer.

The compression scheme uses this detection to compress the data, and hence send less information about the image.

This device can also be part of a general-purpose DSP. Such a device is contemplated for use in video camcorders, teleconferencing, PC video cards, and HDTV. In addition, the general-purpose DSP is also contemplated for use in connection with other technologies utilizing digital signal processing such as voice processing used in mobile telephony, speech recognition, and other applications.

The speed of the overall distortion detection process can be increased. One way is by using hardware that allows each SAD device to carry out more operations in a cycle. This, however, can require more expensive hardware.

Another way is to increase the effective pixel throughput by adding additional SAD devices. This can also increase cost, however, since it requires more SAD devices.

Faster search algorithms attempt to use the existing hardware more effectively.

The block SAD compares the source group against the "search group". The source group and the search group move throughout the entire image so that the SAD operation calculates the overlap between the two groups. Each block in the source group will be compared to multiple blocks in each of the search regions.

A typical SAD unit operates on two, 16 by 16 elements to overlay those elements on one another. This overlay process calculates  $16 \times 16 = 256$  differences. These are then accumulated to represent the total distortion.

The SAD requires certain fundamental operations. A difference between the source  $X_{ij}$  and the search  $Y_{ij}$  must be formed. An absolute value  $\left|X_{ij}-Y_{ij}\right|$  is formed. Finally, the values are accumulated,  $SAD = \sum_{j=0}^{N-1} \sum_{j=0}^{n-1} \left|X_{ij}-Y_{ij}\right|$ .

A basic accumulation structure is shown in Fig. 2 Arithmetic logic unit 200 receives  $X_{ij}$  and  $Y_{ij}$  from data buses 198,199 connected thereto, and calculates  $X_{ij}-Y_{ij}$ . The output 201 is inverted by inverter 202. Both the inverted output, and the original, are sent to multiplexer 204 which selects one of the values based on a sign bit 205. A second arithmetic logic unit 206 combines these to form the absolute value. The final values are stored in accumulation register 208. Effectively, this forms a system of subtract, absolute, accumulate, as shown in Figure 2.

Figure 2 shows a single SAD computation unit. As noted above, multiple computation units could be used to increases the throughput. If the number of computation units is increased, that increases, in theory, the pixel throughput per cycle.

The present inventor noted, however, that increase in pixel throughput is not necessarily linearly related to the number of units. In fact, each frame is somewhat correlated with its neighboring frames. In addition, different parts of any image are often correlated with other parts of the image. The efficiency of the compression may be based on characteristics of the images. The present application allows using the multiple SAD

devices in different modes, depending on the efficiency of compression.

The present application uses the architecture shown in Figures 3A and 3B. The same connection is used in both Figures 3A and 3B, but the calculations are partitioned in different ways.

Figure 3A shows each SAD device 300, 302 being configured as a whole SAD. Each SAD receives a different block, providing N block SAD calculations. Effectively, unit 301, therefore, calculates the relationship between a 16 by 16 reference and a 16 by 16 source, pixel by pixel. Unit 2, 302 calculates the result the difference 16 by 16 source and the 16 by 16 search pixel by pixel. The alternative shown in Figure 3B. In this alternative, configuration each single SAD 300, 302 performs a fraction of a single block SAD calculation. Each of the N computation units provides 1/N of the output. This "partial SAD" operation means that each of the 8 bit subtract absolute accumulate units have calculated 1/N of the full SAD calculation configured to that unit.

The overall system that determines the whole or partial should be used based on previous results as described herein. This in turn can reduce the number of calculations that is carried out.

One way to determine whether whole or partial is used is to assume that temporally close images have correlated properties. A first cycle can be calculated using the whole SAD mode, and a second cycle can be calculated using the partial SAD mode. The cycle which works faster is taken as the winner, and sets the SAD mode. This calculation can be repeated every X cycles, where X is the number of cycles after which local temporal correlation can no longer be assumed. This can be done in a logic unit, which carries out the flowchart of Figure 7, described herein.

Throughput can also be increased by an "early exit" technique as described herein.

The complete SAD calculation for 16x16 elements can be written as  $|p_1r - p_1s| + |p_2r - p_2s| + ... |p_{256}s - p_{256}r|...(1)$ . If all of these calculations were actually carried out, the calculation could take 256/N cycles, where N is the number of SAD units. It is desirable to stop the calculation as soon as possible. Interim results of the calculation are tested. These interim results are used to determine if enough information has been determined to find a minimum distortion. The act of testing, however, can consume cycles.

The present application describes a balance between this consumption of cycles and the determination of the minimum distortion. Figure 4 illustrates the tradeoff for a 16x16 calculation using 4 SAD devices. Line 400 in Figure 4 represents the cycle count when there is no early exit. The line is horizontal representing that the cycle count without early exit is always 256/4=64.

The cycle counts for early exit strategies are shown in the sloped lines 402, 404, 406 and 408. Line 404 represents one test every sixteen pixels, line 406 represents one test every thirty-two pixels (1/8) and line 408 represents one test every sixty-four pixels (1/16). Note that when the lines 402-408 are above line 400, the attempt at early exit has actually increased the overall distortion calculation time. Line 402 represents the cycle consumption where zero overhead is obtained for exit testing. That is, when a test is made, the exit is always successful. Line 402 is the desired goal. An adaptive early exit scheme is disclosed for doing so.

Block I is first processed using any normal strategy known in the art to find a minimum distortion. This can be done using test patterns, which can be part of the actual image, to find the distortion. This minimum distortion is used as the baseline; and it is assumed that block I + n,

where n is small, has that same minimum distortion. Two basic parameters are used.

 $\operatorname{Kexit}(N)$  represents the number of pixels that have been processed previously for a search region before an early exit is achieved.

Aexit(N) represents the state of the partial accumulator sign bits, at the time of the last early exit for a search region.

For these blocks I + n, the SAD calculation is terminated when the distortion exceeds that threshold. This forms a causal system using previous information that is known about the search region.

The usual system is based on the image characteristics within a search region being some probability of maintaining common characteristics from time to time. The time between frames is between 1/15 and 1/30 of second, often fast enough that minimal changes occur during those times above some noise floor related to measurable system characteristics. Also, there are often regions of an image which maintains similar temporal characteristics over time.

According to the present application, the accumulator unit for each SAD can be loaded with the value (- least/n), where "least" represents the minimum distortion that is measured in the block motion search for the region. Many

SAD's are calculated for each search region. The first SAD calculating for the region is assigned the "Least" designation. Future SADs are compared to this, to see if a new "Least" value has been established. When the accumulators change sign, the minimum distortion has been reached. Moreover, this is indicated using only the existing SAD structure, without an additional calculation, and hence additional cycle(s) for the test.

A test of the character of the image can be used to determine how many of the accumulators need to switch before establishing the early exit. For example, if source and target regions are totally homogeneous, then all the accumulators should change sign more or less at the same time. When this happens, any one of the running SAD calculations exceeding the previous least measurement can be used to indicate that an early exit is in order.

This, however, assumes total image homogeneity. Such an assumption does not always hold. In many situations, the multiple accumulators of the different SAD units will not be increasing at the same rate. Moreover, the different rate of increase between the accumulators may be related directly to the spatial frequency characteristics of the differences themselves, between the source and target block, and also to the method of sampling the data.

This can require more complex ways of considering how to determine early exit, based on what happens with the SAD units.

One operation is based on the probability associated with a split SAD state; where not all of the SAD units are in the same state. This difference in rate of increase between the accumulators is related to the spatial frequency characteristics of the difference between the source and target block. Since these spatial frequency characteristics are also correlated among temporally similar frames, the information from one frame may also be applied to analysis of following frames.

This is explained herein with reference to variables - where  $A_1$ ,  $A_2$ ,  $A_3$  ...  $A_n$  are defined as events associated with a split SAD calculation.

The events can be defined as follows:

Event  $A_1 = SAD_i \ge 0$  where SAD < 0 for  $i \ne j$ .

This conceptually means that the event  $A_i$  is defined as occuring when SAD unit i is positive and all the remaining SAD units are negative. This would occur, for example, when the accumulators were increasing at different rates. This can also be defined as combined events, specifically:

Event  $B_{i,j} = A_i \cup A_j = SAD_i \ge 0$  for  $SAD_j \ge 0$ , and

where  $SAD_k < 0$  for  $k \neq i$ , j. This means that event  $B_{i,j}$  is defined as "true" when  $A_i$  exists and  $A_j$  are true, but all other  $A_k$  are false. The concept of defining the operations in terms of events can be extended to include all the possible combinations of i, j and k. This yields, for 4 SAD units, a total of 16 combinations. For larger numbers of SAD units, it leads to other numbers of combinations, and possibly using more variables, such as i, j, k and m or others.

Describing this scenario in words, each event "B" is defined as the sum of the specified accumulators being greater than 0. Each of these combinations is defined as a probability. For 4 SAD units, there are total of 16 possible states of accumulators. These can be grouped according to how they are handled.

A first trivial possibility is  $P (B|\bar{A}_{1} \cap \bar{A}_{2} \cap \bar{A}_{3} \cap \bar{A}_{4}) = 0.$ 

This means that the probability that sum of the accumulators is > 0, given that none of the accumulators has exceeded 0, is 0.

The opposite is also true:

 $P (B | A_1 \cap A_2 \cap A_3 \cap A_4) = 1;$ 

Which means that the probability of the sum of all the accumulators is set, given that none of them are set, is also 1.

Excluding these trivial characteristics, there are 14 nontrivial combinations. The first group includes four cases where one of the accumulators is set and the remaining three are not set:

$$P(B \mid A_1 \cup (\bar{A}_2 \cap \bar{A}_3 \cap \bar{A}_4),$$

$$P(B \mid A_2 \cup (\bar{A}_1 \cap \bar{A}_3 \cap \bar{A}_4),$$

$$P(B|A_3 \cup (\bar{A}_1 \cap \bar{A}_2 \cap \bar{A}_4),$$

$$P(B | A_4 \cup (\bar{A}_1 \cap \bar{A}_2 \cap \bar{A}_3)$$
.

Another group represents those conditions where two of the accumulators are set, and the other two accumulators are not set. These combinations are written as:

$$P(B|A_1 \cap A_2) \cup (\bar{A}_3 \cap \bar{A}_4)$$

$$P(B|A_1 \cap A_3) \cup (\bar{A}_2 \cap \bar{A}_4)$$

$$P(B \mid (A_1 \cap A_4) \cup (\bar{A}_2 \cap \bar{A}_3)$$

$$P(B | A_2 \cap A_3) \cup (\bar{A}_1 \cap \bar{A}_4)$$

$$P(B | A_2 \cap A_4) \cup (\bar{A}_1 \cap \bar{A}_3)$$

$$P(B | A_3 \cap A_4) \cup (\bar{A}_1 \cap \bar{A}_2)$$

Finally, the following group represents the cases where three accumulators are set and one accumulator is not set

 $P(B | A_1 \cap A_2 \cap A_3) \cup \bar{A}_4)$   $P(B | A_2 \cap A_3 \cap A_4) \cup \bar{A}_1)$   $P(B | A_1 \cap A_3 \cap A_4) \cup \bar{A}_2)$   $P(B | A_1 \cap A_2 \cap A_4) \cup \bar{A}_3).$ 

The present embodiment recognizes that each of these groups, and in fact each of these situations, represents a different condition in the image. Each group or each situation can be handled differently.

This system operates as above, and as described with reference to the flowchart of Figure 5. The final goal is to complete the calculation, and hence to exit, sooner. This is shown in Fig 5 by first, determining matching characteristics of two images; a source image and a search image at 550. The matching characteristics are calculated without any early exit. The minimum distortion is found at 555 and the conditions when that minimum distortion existed are found at 560.

The conditions at 560 can include a grouping type that existed at the time of minimum distortion, or the specific condition among the 14 possibilities.

At 570 a subsequent image part is tested. This subsequent part can be any part that is correlated to the test part. Since temporally correlated images are assumed

to be correlated, this can extend to any temporally correlated part.

The image source and search are tested, and a determination of the specific groupings that occurred at the time of minimum distortion is found at 575. An early exit is then established, at 580.

The early exit, once determined, can be carried out in a number of different ways.

Figure 6a shows a system of carrying out the early exit using an early exit or "EE" flag. N SAD units are shown, where in this embodiment, N can be 4. Each SAD unit includes the structure discussed above, and specifically ALUs, inverters, and accumulators.

The output of each of the accumulators is coupled to a combinatorial logic unit 600 which arranges the outputs. This can be used to carry out the group determination noted above. The combinatorial logic unit is carried out using discrete logic gates, e.g., defined in hardware definition language. The gates are programmed with an option based on the selected group. Different images and parts may be processed according to different options.

For each option, the combination of states, e.g., the group discussed above, is coded. The combinatorial logic

monitors the accumulators of all the SAD units. Each state is output to a multiplexer.

When those accumulators achieve a state that falls within the selected coding, an early exit flag is produced. The early exit flag means that the hardware has determined an appropriate "fit". This causes the operation to exit.

Figure 6B shows an alternative system, in which the states of the accumulators are sensed by a hardware status register 600. The status register is set to a specified state by the condition of the accumulators. The status register stores the specified condition that represents the early exit. When that specified condition is reached, the early exit is established.

The way in which the adaptive early exit is used, overall, is described in reference to Figure 7. At 700, the video frame starts. 705 represents buffering both frame M and frame M+1. 710 is a determination if the block history model needs update. This can be determined by, for example, monitoring of the time since a previous frame update. For example, x seconds can be established as a time before a new update is necessary.

If the model needs updating, then the process continues by loading the accumulators with  $0 \times FF01$  and setting the local variable N=1 at 715. At 720, the system

obtains SAD search region N and uses the periodic exit test  $T_{\rm exit}$  =1/16..., at step 725 the exit test is performed. If successful, a local variable Kexit(N), which is the pixels before exit and Aexit(N) which is an summary of accumulators 1 through 4 before exit restored. The local variable n is also incremented at step 730. This establishes the local parameters, and the process continues.

In a subsequent cycle the block history of update does not need to be redone at step 710, and hence control passes to step 735. At this step, the previously stored Kexit and AEexit are read. This is used as the new count at step 740 to set target block flags.

At step 745, a search for block N is established, an a exit and Kexit are updated at step 750. N is incremented. At step 755, a determination is made whether N is equal to 397. 397 is taken as the number of frames in the buffer, since there are 396, 16x16 blocks in a 352x288 image. However, this would be adjusted for different size sizes as applicable.

Again, the temporal variations of large portions of an image are likely to remain unchanged. Therefore, when the partial accumulators have a specific sign bit, their state produces significant advantages. Moreover, the time

between frames is usually on the order of 1/15 to 1/30 of a second. Finally, regions within the image maintain their localized characteristics, and therefore their spatial frequency may be correlated.

Although only a few embodiments have been disclosed, other modifications are possible.

#### What is claimed is:

1. A method of processing an image, comprising: determining characteristics of a plurality of image processing elements at a time of a specified image processing result; and

establishing a subsequent calculation as being complete when said characteristics exist in a subsequent calculation.

- 2. A method as in claim 1 wherein said characteristics include sign bits of said image processing elements.
- 3. A method as in claim 2 wherein said image processing units are sum of absolute difference units.
- 4. A method as in claim 1 wherein said characteristics comprise states of groups of said image processing elements.
- 5. A method as in claim 4 wherein said characteristics comprise states of groups of said image processing elements.

6. A method of calculating a relationship between two images, comprising:

obtaining images;

monitoring matching characteristics between a source image and a search image at a first time, to determine a minimum distortion between said images;

determining conditions of a plurality of calculating units at a first time when minimum distortion between said images is found;

at a subsequent time, monitoring said conditions, and determining if states of said calculating units is the same as said states found at said first time; and

establishing a minimum distortion based on said states being the same.

- 7. A method as in claim 6 wherein said conditions comprise sign bits of accumulating units.
- 8. A method as in claim 7 further comprising a combinatorial logic unit which detects sign bits of the accumulating units.

- 9. A method as in claim 7 further comprising determining if a block history model needs update, using said previous conditions if not, and updating said conditions if so.
- 10. A method as in claim 6, wherein said obtaining uses a video camera.
- 11. A method as in claim 9, wherein said determining comprises determining if a specified time has elapsed since a previous update.
- 12. A method as in claim 6, wherein said states include groupings of states representing specified characteristics.
  - 13. A method, comprising:

determining a plurality of different states of different calculating units;

determining, from said states, groupings of possible states, which groupings represent different probabilistic conditions of the images;

determining a first state at a first time at which a calculation indicates minimum distortion between two images; and

using said first state to indicate an early exit from calculation at a second time.

- 14. A method as in claim 13, wherein said using comprises determining if a current state is the same as said first state.
- 15. A method as in claim 13, wherein said groupings comprise groupings of sign bits of said calculating units.
- 16. A method as in claim 13, further comprising using said calculating to determine information for an MPEG coding.
  - 17. An apparatus, comprising:
  - a plurality of image processing elements;
- a circuit that stores first states of said image processing elements at a time of a specified image processing result; and


an early exit circuit that determines a completion of a calculation based on comparing current states with said first states.

- 18. An apparatus as in claim 17, wherein said characteristics include arithmetic states of said image processing elements.
- 19. An apparatus as in claim 18, wherein said image processing elements include accumulators therein, and said characteristics include sign bits of said accumulators.
- 20. An apparatus as in claim 17, further comprising a video obtaining element.
- 21. An apparatus as in claim 20, wherein said video obtaining element is a video camera.
- 22. An apparatus as in claim 17, wherein said characteristics comprise states of groups of said image processing elements.


#### Abstract


Images are obtained for image compression. The images are compared using sum of absolute difference devices, which have arithmetic parts, and accumulators. The sign bits of the accumulators are determined at a time of minimum distortion between two images. These sign bits are associated with sets of probabilistically-similar parts. When other sets from that set are obtained later, an early exit is established.


10025952.doc





F16














Attorney's Docket No.: 10559/188001/P8091

### COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled <u>ADAPTIVE EARLY EXIT TECHNIQUES IN IMAGE CORRELATION</u>, the specification of which:

[X]	is attached hereto.			
0	was filed on as Appli	cation Serial No and was ar	nended	
П	on			
		wed and understand the conte y amendment referred to abov		ed specification,
	mowledge the duty to disc c of Federal Regulations, §	lose all information I know to 1.56.	be material to patentabi	ility in accordance with
	eby claim the benefit unde listed below:	r Title 35, United States Cod	e, §119(e)(1) of any Uni	ted States provisional
	U.S. Serial No.	Filing Date	Sta	itus
acknowledge of Federal Re	the duty to disclose all infi	provided by the first paragrap ormation I know to be materi- became available between the of this application:	al to patentability as defi	ned in Title 37, Code
	U.S. Serial No.	Filing Date	Sta	tus
I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:				
Count	y Applica	tion No. Fi	iling Date	Priority Claimed
				[] Yes [] No [] Yes [] No

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Attorney's Docket No.: 10559/188001/P8091

### Combined Declaration and Power of Attorney

Page 2 of 2 Pages

Scott C. Harris, Reg. No. 32,030 David L. Feigenbaum, Reg. No. 30,378 Hans R. Troesch, Reg. No.36,950 Bing Ai, Reg. No. 43,312 Samuel L. Lee, Reg. No. 42,791 Frederick H. Rabin, Reg. No. 24,488 William J. Egan, III, Reg. No. 28,411 Dorothy Whelan, Reg. 33,814 John R. Wetherell, Jr., Reg. No. 31,678 James T. Hagler, Reg. 40,631 Richard J. Anderson, Reg. No. 36,732 Samuel Borodach, Reg. No. 38,388 Kenyon Jenckes, Reg. No. 41,873

Address all telephone calls to SCOTT C. HARRIS at telephone number (858) 678-5070 ext 4321.

Address all correspondence to SCOTT C. HARRIS at:

FISH & RICHARDSON P.C. Customer Number: 20985 4350 La Jolla Village Drive, Suite 500 San Diego, CA 92122

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full Name of Inventor.	BRADLEY C. ALDRICH		
Inventor's Signature:	5604 SW PARKWAY #314	Date: 06/06	/200
Residence Address:	5604 SW PARKWAY #314	Austin TX	<u> 7873</u>
Citizenship: Post Office Address:	USA		
Full Name of Inventor:	JOSE FRIDMAN		
Inventor's Signature:		Date:	
Residence Address:			
Citizenship: Post Office Address:			<del></del>

Attorney's Docket No.: 10559/188001/P8091

#### Combined Declaration and Power of Attorney

Page 2 of 2 Pages

Scott C. Harris, Reg. No. 32,030 David L. Feigenbaum, Reg. No. 30,378 Hans R. Troesch, Reg. No.36,950 Bing Ai, Reg. No. 43,312 Samuel L. Lee, Reg. No. 42,791 Frederick H. Rabin, Reg. No. 24,488 William J. Egan, III, Reg. No. 28,411 Dorothy Whelan, Reg. 33,814 John R. Wetherell, Jr., Reg. No. 31,678 James T. Hagler, Reg. 40,631 Richard J. Anderson, Reg. No. 36,732 Samuel Borodach, Reg. No. 38,388 Kenyon Jenckes, Reg. No. 41,873

Address all telephone calls to SCOTT C. HARRIS at telephone number (858) 678-5070 ext 4321.

Address all correspondence to SCOTT C. HARRIS at:

FISH & RICHARDSON P.C. Customer Number: 20985 4350 La Jolla Village Drive, Suite 500 San Diego, CA 92122

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full Name of Inventor:	BRADLEY C. ALDRICH
Inventor's Signature:	Date:
Residence Address:	
Citizenship: Post Office Address:	
Full Name of Inventor:	JOSE FRIDMAN
Inventor's Signature:	Date: 6/6/2000
Residence Address:	70 Centre St. SE Brooklike, MA 02486
Citizenship: Post Office Address:	MEx((o